+1. I've seen people push for FPGA usage when their internal latency is in the mid double-digit microsecond timeframe thinking it will solve their problems.You also have to put it into perspective that if you have 500 microsecond jitter on your exchange ack time but your total latency is over 50 milliseconds, you have bigger fish to fry.
